



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO |
|------------------------------------------------------------------|-----------------|----------------------|-------------------------|-----------------|
| 09/775,372 | 02/01/2001 | Jiann-Cheng Chen | 0325.00446 | 8121 |
| 21363 7 | 590 03/19/2004 | | EXAMINER | |
| CHRISTOPHER P. MAIORANA, P.C. 24025 GREATER MACK SUITE 200 | | | SURYAWANSHI, SURESH | |
| | | | ART UNIT | PAPER NUMBER |
| | IORES, MI 48080 | • | 2115 | フ |
| | | | DATE MAILED: 03/19/2004 | 2 |

Please find below and/or attached an Office communication concerning this application or proceeding.

| 4. | | | | | ARG | | | |
|---------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|--------------------|--|--|--|
| <u> </u> | | Ap | plication No. | Applicant(s) | | | | |
| Office Action Comments | | 09 | /775,372 | CHEN ET AL. | | | | |
| Office Action Summary | | | aminer | Art Unit | | | | |
| | | | esh K Suryawanshi | 2115 | | | | |
| Period fo | The MAILING DATE of this commu or Reply | ınication appears | on the cover sheet w | vith the correspondenc | e address | | | |
| THE - Exte after - If the - If NO - Failu - Any | ORTENED STATUTORY PERIOD MAILING DATE OF THIS COMMUI maions of time may be available under the provisio SIX (6) MONTHS from the mailing date of this corperiod for reply specified above is less than thirty period for reply is specified above, the maximum re to reply within the set or extended period for reply received by the Office later than three monthed patent term adjustment. See 37 CFR 1.704(b). | NICATION. ns of 37 CFR 1.136(a). nmunication. (30) days, a reply withir statutory period will app oly will, by statute, cause | In no event, however, may a the statutory minimum of thi ly and will expire SIX (6) MO the application to become A | reply be timely filed rty (30) days will be considered NTHS from the mailing date of t BANDONED (35 U.S.C. § 133) | his communication. | | | |
| 1)⊠ | Responsive to communication(s) f | iled on <u>01 Februa</u> | ary 2001. | | | | | |
| 2a) <u></u> ☐ | This action is FINAL . | 2b)⊠ This actio | n is non-final. | | | | | |
| 3)□ | Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213. | | | | | | | |
| Dispositi | on of Claims | | | | | | | |
| 4) 🛛 | e)⊠ Claim(s) <u>1-18</u> is/are pending in the application. | | | | | | | |
| - | 4a) Of the above claim(s) is/are withdrawn from consideration. | | | | | | | |
| | | | | | | | | |
| 6)⊠ | | | | | | | | |
| 7)⊠ | <u>.</u> | | | | | | | |
| 8)[| Claim(s) are subject to resti | riction and/or elec | ction requirement. | | | | | |
| Applicati | on Papers | | | | | | | |
| 9)[| The specification is objected to by t | he Examiner. | | | | | | |
| 10)🖂 | ☑ The drawing(s) filed on <u>01 February 2001</u> is/are: a) accepted or b) objected to by the Examiner. | | | | | | | |
| | Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). | | | | | | | |
| | Replacement drawing sheet(s) including | ng the correction is | required if the drawing | g(s) is objected to. See 3 | 7 CFR 1.121(d). | | | |
| 11) | The oath or declaration is objected | to by the Examir | er. Note the attache | d Office Action or form | n PTO-152. | | | |
| Priority ι | inder 35 U.S.C. §§ 119 and 120 | | | | | | | |
| | Acknowledgment is made of a claim All b) Some * c) None of: 1. Certified copies of the priorit 2. Certified copies of the priorit 3. Copies of the certified copies | y documents hav y documents hav s of the priority d | ve been received. ve been received in A ocuments have beer | Application No | nal Stage | | | |
| 13) <u></u> | application from the Internat iee the attached detailed Office act cknowledgment is made of a claim nce a specific reference was includ 7 CFR 1.78. | ion for a list of the for domestic price | e certified copies not ority under 35 U.S.C. | § 119(e) (to a provision | | | | |
| | \square The translation of the foreign la | | | | | | | |
| • | cknowledgment is made of a claim ference was included in the first se | • | - | | • | | | |
| Attachment | r(s) | | | | | | | |
| 1) Notice 2) Notice | e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review | | 5) Notice of | Summary (PTO-413) Paper nformal Patent Application | | | | |
| 3) 🔀 Inform | nation Disclosure Statement(s) (PTO-1449) | Paper No(s) <u>2</u> . | 6) LJ Other: | • | | | | |

Application/Control Number: 09/775,372 Page 2

Art Unit: 2115

DETAILED ACTION

1. Claims 1-18 are presented for examination.

Drawings

2. This application, filed under former 37 CFR 1.60, lacks formal drawings. The informal drawings filed in this application are acceptable for examination purposes. When the application is allowed, applicant will be required to submit new formal drawings. In unusual circumstances, the formal drawings from the abandoned parent application may be transferred by the grant of a petition under 37 CFR 1.182.

Information Disclosure Statement

3. The information disclosure statement filed 4/11/01 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each U.S. and foreign patent; each publication or that portion which caused it to be listed; and all other information or that portion which caused it to be listed. It has been placed in the application file, but the information referred to therein has not been considered (Other Documents).

Application/Control Number: 09/775,372 Page 3

Art Unit: 2115

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Slate (US Patent no 4,392,021) in view of Furumochi et al (US Patent no 5,986,967).
- 6. As per claims 1, 16 and 17, Slate teaches

a first logic circuit comprising one or more counters [fig. 7; col. 9, line 63 – col. 10, line 11]; and

a second logic circuit configured to detect and present a faster clock signal of said synchronized clocked signals [fig. 7; col. 12, lines 48-57; a faster clock detector].

Slate does not expressly disclose about a synchronization circuit. However, a routineer in the art would realize that it is possible to add a synchronization circuit as disclosed by Furumochi et al where a plurality of input clocks can be synced with each other [col. 2, lines 5-8; a synchronization circuit, which receives a plurality of input signals]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the cited references as a synchronization circuit will eliminate a wasteful consumption of power by

Application/Control Number: 09/775,372

Art Unit: 2115

the circuit when it is operated in response to a sync signal. Moreover, this will also eliminate the need of a separate sync circuit for each clock and thus reducing the size of the total circuit design.

- 7. As per claim 2, Slate teaches that first logic circuit comprises digital fast clock detection circuit [fig. 7; col. 12, lines 48-57; a faster clock detector].
- 8. As per claim 4, Slate discloses the invention substantially. Slate does not disclose expressly that a fast clock detect circuit with programmable resolution configured to control a resolution of said apparatus. However, Slate has disclosed a fast clock detection circuit [fig. 7] and a programmable divide-by-N counter [fig. 8]. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to modify the Slate's invention with a programmable resolution configuration to control a resolution of said apparatus.
- 9. As per claim 7, Slate discloses the invention substantially. Slate does not disclose expressly that said apparatus is configured to synchronously select said faster clock signal. However, a routineer in the art would realize that after implementing the synchronization circuit as disclosed by Furumochi et al [col. 2, lines 5-8; a synchronization circuit, which receives a plurality of input signals], apparatus will be configured to synchronously select faster clock signal. Therefore, it would have been obvious to one of ordinary skill in the art at time the invention was made to modify the Slate's invention with a synchronization circuit as mentioned by Furumochi et al to eliminate a wasteful consumption of power by the circuit when it is

Page 4

Application/Control Number: 09/775,372

Art Unit: 2115

operated in response to a sync signal. Moreover, this will also eliminate the need of a separate circuit for each clock and thus reducing the size of the total circuit design.

- 10. As per claims 8 -14, Slate discloses the invention substantially. Slate does not disclose expressly that the apparatus is fully configured. However, a routineer in the art will be able to reconfigure the apparatus upon reading the full discloser. Therefore, it would have been obvious to one of ordinary skill in the art at the time of invention was made to reconfigure Slate's apparatus as desired.
- 11. As per claim 15, Slate discloses the invention substantially. Slate discloses about a faster clock detect circuit [fig. 7, col. 12, lines 48-57; a faster clock detector], but does not disclose having two different circuitry. One for detection and another for selection. However, a routineer in the art will be able to modify Slate's circuitry, as detection and selection circuitries are well known. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Slate's apparatus with a faster detection circuit and a selection circuit.

Slate does not expressly disclose about a synchronization circuit. However, a routineer in the art would realize that it is possible to add a synchronization circuit as disclosed by Furumochi et al where a plurality of input clocks can be synced with each other [col. 2, lines 5-8; a synchronization circuit, which receives a plurality of input signals]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the

Page 5

Art Unit: 2115

cited references as a synchronization circuit will eliminate a wasteful consumption of power by the circuit when it is operated in response to a sync signal. Moreover, this will also eliminate the need of a separate circuit for each clock and thus reducing the size of the total circuit design.

Claim Objections

12. Claims 3, 5, 6 and 18 are objected to because of the following informalities: dependent claims of rejected independent claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Suresh K Suryawanshi whose telephone number is 703-305-3990. The examiner can normally be reached on 9:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 703-305-9717. The fax phone number for the organization where this application or proceeding is assigned is (703) 872-9306.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-305-3900.

sks

March 17, 2004

SUPERVISORY PATENT EXAMPLER
TECHNOLOGY CENTER 2100